-
Anglický jazyk
Verification Methodology Manual for SystemVerilog
Autor: Janick Bergeron
Offers users the first resource guide that combines both the methodology and basics of SystemVerilog
Addresses how all these pieces fit together and how they should be used to verify complex chips rapidly and thoroughly.
...
Viac o knihe
Na objednávku
114.94 €
bežná cena: 120.99 €
O knihe
Offers users the first resource guide that combines both the methodology and basics of SystemVerilog
Addresses how all these pieces fit together and how they should be used to verify complex chips rapidly and thoroughly.
Unique in its broad coverage of SystemVerilog, advanced functional verification, and the combination of the two.
- Vydavateľstvo: Springer
- Rok vydania: 2014
- Formát: Paperback
- Rozmer: 235 x 155 mm
- Jazyk: Anglický jazyk
- ISBN: 9781461498131
Nemecký jazyk 
