• Anglický jazyk

FPGA based implementation of self timed FIR filter

Autor: Jithesh C. P.

This book proposes a methodology for implementing digital circuits and systems using asynchronous scheme called as self-timing. A methodology which results in average case performance vs. worst-case performance of the digital system without the global clocking... Viac o knihe

Na objednávku

44.84 €

bežná cena: 47.20 €

O knihe

This book proposes a methodology for implementing digital circuits and systems using asynchronous scheme called as self-timing. A methodology which results in average case performance vs. worst-case performance of the digital system without the global clocking overhead. The primary objective of the book is to give the readers an overview of the self-timing methodology, how to build smaller to medium scale digital circuits, modeling for HDL simulation and fast prototyping on Field Programmable Gate Arrays. This book is suggested to readers who are doing their master's degree in electronics engineering with specialization in VLSI/Embedded Systems.

  • Vydavateľstvo: Scholars' Press
  • Rok vydania: 2016
  • Formát: Paperback
  • Rozmer: 220 x 150 mm
  • Jazyk: Anglický jazyk
  • ISBN: 9783659842702

Generuje redakčný systém BUXUS CMS spoločnosti ui42.