• Anglický jazyk

Low-Noise Low-Power Design for Phase-Locked Loops

Autor: Feng Zhao

This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for... Viac o knihe

Na objednávku

104.49 €

bežná cena: 109.99 €

O knihe

This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation.  The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage.  Readers will be enabled to pick one of the most suitable QVCO circuit structures for their own designs, without additional effort to look for the optimal circuit structure and device parameters.  

  • Vydavateľstvo: Springer
  • Rok vydania: 2014
  • Formát: Hardback
  • Rozmer: 241 x 160 mm
  • Jazyk: Anglický jazyk
  • ISBN: 9783319121994

Generuje redakčný systém BUXUS CMS spoločnosti ui42.