• Anglický jazyk

Power Optimization in FPGA Routing circuits

Autor: Sundar Prakash Balaji Muthusamy

The work optimizes power in 4T,5T,6T,7T,8T,9T and 10T SRAM by comparing their configurations. Two mode based operations are proposed : Mode I operation and Mode-II operation. A 10T based SRAM write driver circuitry is proposed and comparison of Static Power,... Viac o knihe

Na objednávku

50.85 €

bežná cena: 56.50 €

O knihe

The work optimizes power in 4T,5T,6T,7T,8T,9T and 10T SRAM by comparing their configurations. Two mode based operations are proposed : Mode I operation and Mode-II operation. A 10T based SRAM write driver circuitry is proposed and comparison of Static Power, Static Power Dissipation, Performance metrics like Power delay product and Energy delay product are compared using TANNER 7.0. In future , Adiabatic logic work circuitry has to be implemented and results are to be obtained.

Generuje redakčný systém BUXUS CMS spoločnosti ui42.