• Anglický jazyk

Reduced Instruction Set Computer

Autor: Lambert M. Surhone

The acronym RISC, for reduced instruction set computer, represents a CPU design strategy emphasizing the insight that simplified instructions that 'do less' may still provide for higher performance if this simplicity can be utilized to make instructions... Viac o knihe

Na objednávku, dodanie 2-4 týždne

29.75 €

bežná cena: 35.00 €

O knihe

The acronym RISC, for reduced instruction set computer, represents a CPU design strategy emphasizing the insight that simplified instructions that 'do less' may still provide for higher performance if this simplicity can be utilized to make instructions execute very quickly. Many proposals for a 'precise' definition have been attempted, and the term is being slowly replaced by the more descriptive load-store architecture. Well known RISC families include Alpha, ARC, ARM, AVR, MIPS, PA-RISC, Power Architecture, SuperH, and SPARC.

  • Vydavateľstvo: Betascript Publishers
  • Rok vydania: 2009
  • Formát: Paperback
  • Rozmer: 220 x 150 mm
  • Jazyk: Anglický jazyk
  • ISBN: 9786130308063

Generuje redakčný systém BUXUS CMS spoločnosti ui42.